I. INTRODUCTION
One of the aims in robotic reaching and grasping is to build a system that emulate the behaviour hierarchies based on neurobiological inspired systems. In this sense two are the performance modes in the human control system: the fast sensorial-motor neural projections and the supervision, neural updating and learning processes. So, in this work the advantages and possibilities that the semi-custom devices (FPGAs) offers, have been employed. These hardware devices allow to cany out implementations of conventional neural networks over small surfaces areas, such~as the system acquires a certain -degree of autonomy, ' which reduces the global complexity of the system. The proposed system allows to build neural modules in hardware devices for learning of visual-motor transformation based on VAM (Vector Associative Mops)
[I] models. The neural weights ofthe network are stores in FPGA (Field-Pmgaammoble Gafe Arrays) devices and continually updated by the BSM (Behaviour Selection Module) implemented in DSP (Device SignolProcessor).
The coordination of all senso-motor control processes of the architecture is established hy means of the priorities of behaviours in BSM module. It is a dedicated to the selection and commutation of the different learning maps implemented into a FPGA device rely on the importance of sensorial (visual) or propioceptive (joint positions) stimuli in each instant of the process.
Some important advantages are presented hy this hardware architecture. First, the reduction of system complexity by means of dedicated devices for transformation spatial-motor from relative visual information between the target and the ann current position, and the position increments in robot arm joints.
Second, the decrease of response time for computing the desired joint positions in comparison with the time to compute and transmit that information to joints controller. Third, the possibility to export this neural hardware device to other applications such as tactilemotor transformation in stable grasping tasks [3], visualmotor coordination for head controller in objects tracking operations or prediction for delay compensation in trajectories tracking for reaching tasks with objects in movement. Finally, the physical implementation of a neurobiological model [Z] inspired on human system for spatial-motor transformations and behaviour selection.
HARDWARE STRUCTURE
The proposed smcare has been divided into four main blocks, as figure I shows. The fmt one is formed by the platform ''Master & Communication" (M&C) FPGA and the PCI bus. Visual information which is supply by the system, supposes a upper level control, by means of a PC, and the continuous interchange of information between the target and the computer (in both directions).
The employ and management of data flow in this level will be the main task of this communication platform. Indeed, this block synchronizes the data between the differenl devices of the target.
The second block is formed by DSP and the program memory. Its basic task is to execute the learning and supervision algorithms, which update the neural transformation maps. The executed program can be modified and loaded in any instant through the M&C FPGA. This process will be always started and supervised by the PC. When the learning process finishes the DSP will load through the Transceiver, the content of , . I -. .
I l l . DESCRIPTION OF THE ARCHITECIURE
In this section the aspects considered more important related with the internal architectures of the main devices of the electronic system will be treated.
These internal structures an strongly related with the global requirements of the system structure.
M&C FPGA
The internal architecture developed in the device M&C P G A (XCZSZOO) with the PCI bus, constitutes the main part of the communication block which was described in the other section. The architecture of this FF'GA is constituted on one hand by the interface elements with a PCI MasterISlave configuration, this interface verifies the PCI VZ.1 specifications. This interface contains five main block: the configuration space PCI block, the interface If0 block, the master sequence machine, the target sequence machine and the parity generator-checker, which manage and configwe the bus whose function is to bridge with the rest of devices which constitute the electronic board.
Other important part of the architecture of the FPGA is constituted by the load module of the program of the DSP with a new modified code. Finally, other block is the Arbiter State Machine which control and manage the priority between communications of the different devices which constituted the board, as for example the load of the update neural map by the DSP processor to the LMRAM memory. Complete architecture scheme of this WGA is depicte en figure 2. Using this information, the state machine RCB (RAM Cell Boot) loads in the Buffer RAM CeN the data corresponding to the objective cell, that is, the 15 weights aswociated to the objective cell (W,S, the 3 spatial co-ordinates of the center of the cell (PcLyJ and the 5 motor co-ordinates (01, 02,03,04, es), also refereed to the center of the cell.
The following phase consists in process the data obtained in the before phases and calculate the increments in motor coordinates under the mathematical law of the neural algorithm (in this case the VAN algorithm) of the ecuatiou (I): This phase will be supervised by the NN State Machine.
Finally, once the 3 phase has been concluded and once the results has been obtained, these results are loaded to the biologically inspired control module of the joints (GO Function). produced to reach the objective, and t(v) is a time function which depends of VT and which is used to establish the rate of the curve and therefore the velocity with the objective is reached. In the figure 5, it is shown the schematic which represents this part of the architecture, and over this it is possible to see as the joint controller is executed inside the NNFPGA. The Am'alar Control S m e Machine block synchronise all the procedure and permit to calculate in real time the evolution (sigmoid) of the temporal consigns in each one of the five proportiona~ controllers whose constitute the system and whose main characterisc is a sample rate of IO us.
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N. SUPERVISION AND LEARNING PROCESS
One of the main function that is developed by the DSP module, is to achieve the learning and supervision process for sensorial-motor coordination tasks. Lcarning process updates the value of neumn weighs into the neural map, by means of the LMS (teat Mean Squared) adaptative algorithm Supervision precess is included into a upper hierarchy level (BSM) 
